O .FB 0 2	<b></b>		
ATEMI & T	Form 1449 (Modified)	Atty Docket No.	Application No.:
		NSC1P275/P05654	10/650,215
	Information Disclosure	Applicant:	
	Statement By Applicant	Mostafazadeh et al.	
		Filing Date	Group
	(Use Several Sheets if Necessary)	08/27/2003	2811

U.S. Patent Documents

	0.0012000000000000000000000000000000000							
	caminer itial	No.	Patent No.	Date	Patentee	Class	Sub- class	Filing Date
*	12	A	6,677,235	1/13/04	Yegnashankaran, et al.	438	667	12/3/2001
*	<b>P</b>	В	6,607,941	12/19/03	Prabhu, et al.	438	113	1/11/2002
*	A	C	6,498,381	12/24/02	Halahan, et al.	257	449	2/22/2001
*	0	D	6,322,903	11/27/01	Siniaguine, et al.	428	617	12/6/1999

Foreign Patent or Published Foreign Patent Application

Examiner	Ĭ	Document	Publication	Country or		Sub-	Trans	lation
Initial	No.	No.	Date	Patent Office	Class	class	Yes	No

## Other Documents

Examiner Initial	No.	Author, Title, Date, Place (e.g. Journal) of Publication				
-	Е	Reche, John, "Wafer Thinning and Thru-Silicon Vias: The Path to Wafer Level Packaging", Tru-Si Technologies, IEEE/CPMT Meeting, Santa Clara, CA, May 10, 2000, 42 Pages.				
æ	F	Tru-Si Technologies, "Thru Silicon Interconnects", 33 Pages.				
•	G	Advanced Semiconductor Engineering Korea, Inc., "CMOS Image Sensor", <a href="http://www.asekr.com/doc/ASE_korea_Image_Sensor_overview.pdf">http://www.asekr.com/doc/ASE_korea_Image_Sensor_overview.pdf</a> , pages 4 and 5.				
Examiner	Nut	i Parelh Da	te Considered	08-21-04		

Examiner: Initial citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.